High-Speed Ternary Half adder based on GNRFET

Authors

  • Mahdieh Nayeri Department of Computer Engineering, Kerman Branch, Islamic Azad University, Kerman, Iran
  • Maryam Nayeri Department of Electrical Engineering, Yazd Branch, Islamic Azad University, Yazd, Iran
  • Peiman Keshavarzian Department of Computer Engineering, Kerman Branch, Islamic Azad University, Kerman, Iran
Abstract:

Superior electronic properties of graphene make it a substitute candidate for beyond-CMOSnanoelectronics in electronic devices such as the field-effect transistors (FETs), tunnel barriers, andquantum dots. The armchair-edge graphene nanoribbons (AGNRs), which have semiconductor behavior,are used to design the digital circuits. This paper presents a new design of ternary half adder basedon graphene nanoribbon FETs (GNRFETs). Due to reducing chip the area and integrated circuit (IC)interconnects, ternary value logic is a good alternative to binary logic. Extensive simulations have beenperformed in Hspice with 15-nm GNRFET technology to investigate the power consumption and delay.Results show that the proposed design is very high-speed in comparison with carbon nanotube FETs(CNTFETs). The proposed ternary half adder based on GNRFET at 0.9V exhibiting a low power-delayproduct(PDP) of ~10-20 J, which is a high improvement in comparison with the ternary circuits basedon CNTFET, lately proposed in the literature. This proposed ternary half adder can be advantageous incomplex arithmetic circuits.

Upgrade to premium to download articles

Sign up to access the full text

Already have an account?login

similar resources

High-Speed Penternary Inverter Gate Using GNRFET

This paper introduces a new design of penternary inverter gate based on graphene nanoribbon field effect transistor (GNRFET). The penternary logic is one of Multiple-valued logic (MVL) circuits which are the best substitute for binary logic because of its low power-delay product (PDP) resulting from reduced complexity of interconnects and chip area. GNRFET is preferred over Si-MOSFET for circui...

full text

Deoxyribozyme-based half-adder.

We have constructed a solution-phase array of three deoxyribozyme-based logic gates that behaves as a half-adder. Two deoxyribozymes mimic i(1)ANDNOTi(2) and i(2)ANDNOTi(1) gates that cleave a fluorogenic substrate, reporting through an increase in fluorescence emission at 570 nm. The third deoxyribozyme mimics an i(1)ANDi(2) gate and cleaves the other fluorogenic substrate, reporting through a...

full text

A Novel High-speed Adder-Subtractor Design based on CNFET

Carbon Nanotube filed-effect transistor (CNFET) is one of the promising alternatives to the MOS transistors. The geometrydependent threshold voltage is one of the CNFET characteristics, which is used in the proposed design. In this paper, we present a novel high speed Adder-subtractor cell using CNFETs based on XOR gates and multiplexer. Presented design uses fourteen transistors, ten for full ...

full text

Performance Evaluation of CNTFET Based Ternary Basic Gates and Half Adder

The shrinkage in size of VLSI chips as well as improved energy efficiency is the need of the modern digital era. Using ternary logic instead of conventional binary logic helps to reduce circuit complexity and hence reduces chip area. Carbon nanotubes FET (CNTFET) are preferred over CMOS for logic design due to its high performance i.e. excellent transport property, low resistivity and higher cu...

full text

A High-Speed Dual-Bit Parallel Adder based on Carbon Nanotube ‎FET technology for use in arithmetic units

In this paper, a Dual-Bit Parallel Adder (DBPA) based on minority function using Carbon-Nanotube Field-Effect Transistor (CNFET) is proposed. The possibility of having several threshold voltage (Vt) levels by CNFETs leading to wide use of them in designing of digital circuits. The main goal of designing proposed DBPA is to reduce critical path delay in adder circuits. The proposed design positi...

full text

High Speed Capacitor-Inverter Based Carbon Nanotube Full Adder

Carbon Nanotube filed-effect transistor (CNFET) is one of the promising alternatives to the MOS transistors. The geometry-dependent threshold voltage is one of the CNFET characteristics, which is used in the proposed Full Adder cell. In this paper, we present a high speed Full Adder cell using CNFETs based on majority-not (Minority) function. Presented design uses eight transistors and eight ca...

full text

My Resources

Save resource for easier access later

Save to my library Already added to my library

{@ msg_add @}


Journal title

volume 6  issue 3

pages  193- 198

publication date 2019-09-01

By following a journal you will be notified via email when a new issue of this journal is published.

Hosted on Doprax cloud platform doprax.com

copyright © 2015-2023